

What is claimed is:

1. A single charge trapping layer for storing electrical charge in a memory device comprising a high-k dielectric material.
2. A charge trapping layer as in claim 1 further subjected to a treatment process to improve the charge trapping characteristic.
3. A charge trapping layer as in claim 2 wherein the treatment process is a plasma exposure or an ion implantation exposure.
4. A charge trapping layer as in claim 3 wherein the plasma exposure comprises at least a plasma oxygen exposure, a plasma nitrogen exposure, or a plasma hydrogen exposure.
5. A charge trapping layer as in claim 3 wherein the plasma exposure time is between 10 seconds and 100 seconds.
6. A charge trapping layer as in claim 1 wherein the high-k dielectric material comprises at least one of aluminum oxide ( $\text{Al}_2\text{O}_3$ ), hafnium oxide ( $\text{HfO}_2$ ), zirconium oxide ( $\text{ZrO}_2$ ), titanium oxide ( $\text{TiO}_2$ ), tantalum oxide ( $\text{Ta}_2\text{O}_5$ ), cesium oxide ( $\text{CsO}_2$ ), lanthanum oxide ( $\text{La}_2\text{O}_3$ ), tungsten oxide ( $\text{WO}_3$ ), yttrium oxide ( $\text{Y}_2\text{O}_3$ ), bismuth silicon oxide ( $\text{Bi}_4\text{Si}_2\text{O}_{12}$ ), barium strontium oxide ( $\text{Ba}_{1-x}\text{Sr}_x\text{O}_3$ ), lanthanum aluminum oxide ( $\text{LaAlO}_3$ ), hafnium silicate ( $\text{HfSiO}_4$ ), zirconium silicate ( $\text{ZrSiO}_4$ ), aluminum hafnium oxide ( $\text{AlHfO}$ ), aluminum oxynitride ( $\text{AlON}$ ), hafnium silicon oxynitride ( $\text{HfSiON}$ ), zirconium silicon oxynitride ( $\text{ZrSiON}$ ), barium titanate ( $\text{BaTiO}_3$ ), strontium titanate ( $\text{SrTiO}_3$ ), lead titanate ( $\text{PbTiO}_3$ ), barium strontium titanate (BST) ( $\text{Ba}_{1-x}\text{Sr}_x\text{TiO}_3$ ), lead zirconium titanate, lead lanthanum titanate, bismuth titanate, strontium titanate, lead zirconium titanate (PZT ( $\text{PbZr}_x\text{Ti}_{1-x}\text{O}_3$ ))

barium zirconium titanate, strontium bismuth tantalate, lead zirconate ( $\text{PbZrO}_3$ ), PZN ( $\text{PbZn}_x\text{Nb}_{1-x}\text{O}_3$ ), PST ( $\text{PbSc}_x\text{Ta}_{1-x}\text{O}_3$ ), or PMN ( $\text{PbMg}_x\text{Nb}_{1-x}\text{O}_3$ ).

7. A non-volatile memory transistor comprising:  
source and drain regions provided in a substrate; and  
5 a gate structure on the substrate between the source and drain regions,  
the gate structure comprising  
a single charge trapping layer overlying the substrate, the charge  
trapping layer comprising a high-k dielectric material; and  
an electrode layer overlying the charge trapping layer.
- 10 8. A memory transistor as in claim 7 wherein the high-k dielectric  
material comprises at least hafnium oxide ( $\text{HfO}_2$ ).
9. A memory transistor as in claim 7 wherein the high-k dielectric  
material comprises at least one of aluminum oxide ( $\text{Al}_2\text{O}_3$ ), zirconium oxide ( $\text{ZrO}_2$ ),  
titanium oxide ( $\text{TiO}_2$ ), tantalum oxide ( $\text{Ta}_2\text{O}_5$ ), cesium oxide ( $\text{CeO}_2$ ), lanthanum  
15 oxide ( $\text{La}_2\text{O}_3$ ), tungsten oxide ( $\text{WO}_3$ ), yttrium oxide ( $\text{Y}_2\text{O}_3$ ), bismuth silicon oxide  
( $\text{Bi}_4\text{Si}_2\text{O}_{12}$ ), barium strontium oxide ( $\text{Ba}_{1-x}\text{Sr}_x\text{O}_3$ ), lanthanum aluminum oxide  
( $\text{LaAlO}_3$ ), hafnium silicate ( $\text{HfSiO}_4$ ), zirconium silicate ( $\text{ZrSiO}_4$ ), aluminum hafnium  
oxide ( $\text{AlHfO}$ ), aluminum oxynitride ( $\text{AlON}$ ), hafnium silicon oxynitride ( $\text{HfSiON}$ ),  
zirconium silicon oxynitride ( $\text{ZrSiON}$ ), barium titanate ( $\text{BaTiO}_3$ ), strontium titanate  
20 ( $\text{SrTiO}_3$ ), lead titanate ( $\text{PbTiO}_3$ ), barium strontium titanate (BST) ( $\text{Ba}_{1-x}\text{Sr}_x\text{TiO}_3$ ), lead  
zirconium titanate, lead lanthanum titanate, bismuth titanate, strontium titanate, lead  
zirconium titanate (PZT ( $\text{PbZr}_x\text{Ti}_{1-x}\text{O}_3$ )) barium zirconium titanate, strontium bismuth  
tantalate, lead zirconate ( $\text{PbZrO}_3$ ), PZN ( $\text{PbZn}_x\text{Nb}_{1-x}\text{O}_3$ ), PST ( $\text{PbSc}_x\text{Ta}_{1-x}\text{O}_3$ ), or  
PMN ( $\text{PbMg}_x\text{Nb}_{1-x}\text{O}_3$ ).

10. A memory transistor as in claim 7 wherein the charge trapping layer is subjected to a treatment process to improve the charge trapping characteristic.
11. A charge trapping layer as in claim 10 wherein the treatment process is a plasma exposure or an ion implantation exposure.
- 5 12. A charge trapping layer as in claim 11 wherein the plasma exposure comprises at least a plasma oxygen exposure, a plasma nitrogen exposure, or a plasma hydrogen exposure.
13. A charge trapping layer as in claim 11 wherein the plasma exposure time is between 10 seconds and 100 seconds.
- 10 14. A memory transistor as in claim 7 wherein the electrode layer is a layer of doped polysilicon, a layer of silicide, or a layer of metal.
15. A memory transistor as in claim 7 wherein the memory transistor is a multi-bit memory transistor.
16. A method of fabricating a non-volatile memory transistor
- 15 comprising the steps of:
- preparing a semiconductor substrate;
- forming a gate stack on the substrate, the gate stack comprising
- a single charge trapping layer overlying the substrate wherein the
- charge trapping layer comprises a high-k dielectric material; and
- 20 an electrode layer overlying the charge trapping layer; and
- forming drain and source regions on opposite sides of the gate stack.
17. A method as in claim 16 wherein the high-k dielectric material comprises at least one of aluminum oxide ( $\text{Al}_2\text{O}_3$ ), hafnium oxide ( $\text{HfO}_2$ ), zirconium

oxide ( $\text{ZrO}_2$ ), titanium oxide ( $\text{TiO}_2$ ), tantalum oxide ( $\text{Ta}_2\text{O}_5$ ), cesium oxide ( $\text{CeO}_2$ ), lanthanum oxide ( $\text{La}_2\text{O}_3$ ), tungsten oxide ( $\text{WO}_3$ ), yttrium oxide ( $\text{Y}_2\text{O}_3$ ), bismuth silicon oxide ( $\text{Bi}_4\text{Si}_2\text{O}_{12}$ ), barium strontium oxide ( $\text{Ba}_{1-x}\text{Sr}_x\text{O}_3$ ), lanthanum aluminum oxide ( $\text{LaAlO}_3$ ), hafnium silicate ( $\text{HfSiO}_4$ ), zirconium silicate ( $\text{ZrSiO}_4$ ), aluminum hafnium oxide ( $\text{AlHfO}$ ), aluminum oxynitride ( $\text{AlON}$ ), hafnium silicon oxynitride ( $\text{HfSiON}$ ), zirconium silicon oxynitride ( $\text{ZrSiON}$ ), barium titanate ( $\text{BaTiO}_3$ ), strontium titanate ( $\text{SrTiO}_3$ ), lead titanate ( $\text{PbTiO}_3$ ), barium strontium titanate (BST) ( $\text{Ba}_{1-x}\text{Sr}_x\text{TiO}_3$ ), lead zirconium titanate, lead lanthanum titanate, bismuth titanate, strontium titanate, lead zirconium titanate (PZT ( $\text{PbZr}_x\text{Ti}_{1-x}\text{O}_3$ )) barium zirconium titanate, strontium bismuth tantalate, lead zirconate ( $\text{PbZrO}_3$ ), PZN ( $\text{PbZn}_x\text{Nb}_{1-x}\text{O}_3$ ), PST ( $\text{PbSc}_x\text{Ta}_{1-x}\text{O}_3$ ), or PMN ( $\text{PbMg}_x\text{Nb}_{1-x}\text{O}_3$ ).

18. A method as in claim 16 wherein the charge trapping layer is subjected to a treatment process to improve the charge trapping characteristic.

19. A method as in claim 18 wherein the treatment process is a plasma exposure or an ion implantation exposure.

20. A method as in claim 19 wherein the plasma exposure comprises at least a plasma oxygen exposure, a plasma nitrogen exposure, or a plasma hydrogen exposure.

21. A method as in claim 19 wherein the plasma exposure time is between 10 seconds and 100 seconds.

22. A method as in claim 16 wherein the charge trapping layer is deposited by ALD method.

23. A method as in claim 16 further comprising a densification anneal step after deposition of the charge trapping layer.

24. A method as in claim 16 wherein the formation of the drain and source regions comprises an angle source and drain implantation.

25. A method as in claim 16 wherein the semiconductor substrate is selected from a group consisted of SOI substrate, bulk silicon substrate, and  
5 insulator substrate.

26. A method as in claim 16 wherein the memory transistor is a multi-bit memory transistor.